🏠 Home > An Introduction To Microprocessor 8085 > 5. The 8085 Microprocessor > Timing Diagram of XCHG of 8085 Microprocessor
← Back to 5. The 8085 Microprocessor

📝 Timing Diagram of XCHG of 8085 Microprocessor

📖 From An Introduction To Microprocessor 8085 • 5. The 8085 Microprocessor • 8 questions available

Practice MCQs for Timing Diagram of XCHG of 8085 Microprocessor. Test your knowledge with carefully crafted questions across easy, medium, and hard difficulty levels.

🔄 Last updated: 2026-07-30

2
Easy Questions
4
Medium Questions
2
Hard Questions

📝 Sample Questions

Q1. What operation does the XCHG instruction perform in the SAP-III processor?

🔹 A. Exchange the contents of two registers
🔹 B. Increment the accumulator
🔹 C. Reset all flag bits
🔹 D. Perform a logical AND on two registers

💡 Difficulty: easy | ✅ Correct: A

Q2. A programmer wants to swap the values in registers B and C using the fewest instruction cycles. Which sequence achieves this?

🔹 A. MOV B, C; MOV C, B
🔹 B. XCHG A, B; XCHG A, C
🔹 C. XCHG D, E; MOV B, D
🔹 D. XCHG B, C

💡 Difficulty: medium | ✅ Correct: D

Q3. If two XCHG instructions are placed back‑to‑back without an intervening NOP, which timing problem is most likely to occur?

🔹 A. Overlap of internal bus activity causing contention
🔹 B. Incorrect flag updates
🔹 C. Program counter misalignment
🔹 D. Stack pointer overflow

💡 Difficulty: hard | ✅ Correct: A

⬆️ View all questions in the quiz below

🔗 Related Topics

📝 Architecture of 8085 Microprocessor📝 Register Section of 8085 Microprocessor📝 Address Buffer and Address Data Buffer of 8085 Microprocessor📝 Arithmetic and Logical Unit (ALU) of 8085 Microprocessor📝 Timing and Control Unit of 8085 Microprocessor
🚀 Start Quiz 📝 Practice Mode