🏠 Home > An Introduction To Microprocessor 8085 > 5. The 8085 Microprocessor > Timing Diagram of MOV M, reg of 8085 Microprocessor
← Back to 5. The 8085 Microprocessor

📝 Timing Diagram of MOV M, reg of 8085 Microprocessor

📖 From An Introduction To Microprocessor 8085 • 5. The 8085 Microprocessor • 8 questions available

Practice MCQs for Timing Diagram of MOV M, reg of 8085 Microprocessor. Test your knowledge with carefully crafted questions across easy, medium, and hard difficulty levels.

🔄 Last updated: 2026-07-30

2
Easy Questions
4
Medium Questions
2
Hard Questions

📝 Sample Questions

Q1. When the CPU fetches and executes the instruction MOV M, B, which sequence of T‑states correctly represents the fetch and execution phases?

🔹 A. T1: Opcode fetch, T2: Operand fetch, T3: Memory write, T4: Increment PC
🔹 B. T1: Opcode fetch, T2: Memory address formation, T3: Data transfer from B to bus, T4: Memory write
🔹 C. T1: Opcode fetch, T2: Register decode, T3: Memory read, T4: Write back
🔹 D. T1: Opcode fetch, T2: Increment PC, T3: Data fetch, T4: Store to memory

💡 Difficulty: easy | ✅ Correct: B

Q2. If the HL register pair contains 0x3F2A and the instruction MOV M, A is executed, which memory address receives the accumulator value?

🔹 A. 16170
🔹 B. 10815
🔹 C. 16171
🔹 D. 16128

💡 Difficulty: medium | ✅ Correct: A

Q3. A programmer writes three consecutive MOV M, C instructions. If each instruction consumes 7 T‑states, how many clock cycles are used in total?

🔹 A. 21
🔹 B. 14
🔹 C. 7
🔹 D. 28

💡 Difficulty: hard | ✅ Correct: B

⬆️ View all questions in the quiz below

🔗 Related Topics

📝 Architecture of 8085 Microprocessor📝 Register Section of 8085 Microprocessor📝 Address Buffer and Address Data Buffer of 8085 Microprocessor📝 Arithmetic and Logical Unit (ALU) of 8085 Microprocessor📝 Timing and Control Unit of 8085 Microprocessor
🚀 Start Quiz 📝 Practice Mode